downloadGroupGroupnoun_press release_995423_000000 copyGroupnoun_Feed_96767_000000Group 19noun_pictures_1817522_000000Member company iconResource item iconStore item iconGroup 19Group 19noun_Photo_2085192_000000 Copynoun_presentation_2096081_000000Group 19Group Copy 7noun_webinar_692730_000000Path
Skip to main content

ESD Alliance & Accellera - Remote Work, Remote Chip Design: Building Chips During a Pandemic

On June 9, 2021, the ESD Alliance and Accellera co-hosted a webinar on remote work during the 2020/2021 pandemic. The distinguished panel included:

  • Tom Fitzpatrick, Siemens EDA (moderator)
  • Ashish Darbari, CEO, Axiomise
  • Mark Glasser, Member of the Technical Staff, Cerebras
  • Martin Barnasconi, Technical Director System Design & Verification Methodologies, NXP
  • Lu Dai, Senior Director of Engineering, Qualcomm
  • Patrick Lynch, Senior Engineering Manager, Xilinx

The panelists explored the range of challenges and triumphs, including modifications to development practices, coping with innovations requiring intense team collaboration, the ability to evaluate and implement new methodologies, dealing with necessary visits to office labs, and the impact on product schedules. 

ESD Alliance / Accellera Remote Chip Design Webinar

Watch the recording of the Remote Work, Remote Chip Design Webinar held June 9, 2021