downloadGroupGroupnoun_press release_995423_000000 copyGroupnoun_Feed_96767_000000Group 19noun_pictures_1817522_000000Member company iconResource item iconStore item iconGroup 19Group 19noun_Photo_2085192_000000 Copynoun_presentation_2096081_000000Group 19Group Copy 7noun_webinar_692730_000000Path
Skip to main content

Needham & Company Senior Analyst Charles Shi on EDA Powering Through Semiconductor Industry Cycles

Charles Shi, Principal, Senior Analyst, Needham & Company, LLC., recently offered an upbeat assessment of the electronic design automation (EDA), silicon intellectual property (IP) and services industries, or what SEMI refers to as the electronic system design (ESD) ecosystem.

S2C Paves Way to Digital Innovation with Cutting-Edge Chip Design Verification Solutions

Founded in 2004, S2C’s worldwide customer base uses its desktop and enterprise field programmable gate array (FPGA) prototyping tools to verify system on chip (SoC) and application-specific integrated circuit (ASIC) designs will work as intended.

How Synopsys is Transforming the Chip Development Landscape Via the Cloud

Vikram Bhatia, Director of the Synopsys Cloud Go-to-Market and Product Strategy, discusses leveraging a flexible, pay-per-use approach to fuel the next phase of semiconductor innovation - bring your own cloud (BYOC) and software as a service (SaaS) deployment model.

3D-IC: Great Opportunities, Great Challenges

Electronic designers demand greater integration densities and faster data transfer rates to meet the growing performance requirements of AI/ML, 5G/6G networks and autonomous vehicles as these technologies have outpaced the capabilities of any single chip.

Conquering 2.5D and 3D Chip Design Challenges with Monozukuri

Anna Fontanelli, Monozukuri’s founder and CEO, is an expert in deep-submicron silicon technology and design tools shares her view on the state of Moore’s Law and challenges surrounding 2.5D integration, 3D chip stacking & advanced packaging, as well as the chip design industry’s startup environment.

Cadence at Forefront in Speeding Chip Design with Machine Learning

Machine learning (ML) and artificial intelligence (AI) have ushered in tremendous opportunities for faster growth, problem-solving and technological development in the electronic system design ecosystem. Cadence Design Systems, Inc., a member of the ESD Alliance, a SEMI Technology Community, is at...

Homegrown EDA Tools, Open Source, Starting an EDA Company: Verific on Chip Design Trends

Alameda, Calif.-based Verific Design Automation, a member of the ESD Alliance, made its name in the electronic system design and semiconductor industry supporting companies ranging from startups to billion-dollar industry leaders such as Synopsys, Cadence, Siemens EDA, Xilinx, Microchip, NVidia,...

Cloud Engineering Simulation: A Game Changer for Chip Designers

The microelectronics industry is entering the era of Cloud Engineering Simulation to slash the costs and risks of new technology development and speed time-to-market in spaces like semiconductors, MEMS sensors, RF front ends, biomedical and driverless cars. In the run-up to SEMICON Europa, 12-15...

Taking Atoms to Systems in Next-Generation SoC Designs

New system-on-chip (SoC) devices are driving new memory architectures and photonic interfaces, while specialized new intellectual property (IP) requires analysis down to the nanometer and atomic levels because of single nanometer process nodes. According to Babak Taheri, CTO and EVP of products at...

The Importance of a Well-Coordinated Semiconductor Supply Chain

Would you buy your next hotdog in parts, from un-coordinated suppliers? For example: Get the bun from a baker, the sausage from a butcher, mustard and/or ketchup and veggies from the nearest supermarket?  If yes, you may find the sausage being too small, the veggies too big for the bun, and,...